






FIG. 1A PRIOR ART
































Layer	Materials	Deposit Process	Removal Process Etch Process		Thickness
Substrate	Semiconducting Insulators, e.g., Silicon, GaAs, Quartz, Sapphire	N/A	N/A	N/A	300 µm - 600 µm
Dielectric Layer	Nitride, Oxide, Phosphorous Doped Oxide	PECVD, LPCVD	N/A	Wet Etch/Dry Etch	.1 μm - 5 μm
Photoresist	Positive Photoresist/Negative Photoresist	Spin Coat	Resist Stripper/Plasma Stripping	Spray Develop/Tank Develop	1 μm-8 μm
Substrate Electrodes	Goal/Any Conductor	E-beam Evaporation, Thermal Evaporation, Sputtering	N/A	Lift-off, Pattern and Etch	.5 μm-5-μμ
Sacrificial Layer	Oxide, Silicon Metal (i.e., AI)	PECVD, LPCVD, E-Beam Evaporation	Wet Etch/Dry Etch	N/A	.5 μm-5 μm
1st Insulating Layer	Nitride/Oxide	PECVD	N/A	Dry Etch	.5 μm-5 μm
Top Electrode Layer(s)	Gold/Any Conductor	E-Beam Evaporation, Thermal Evaporation, Plating	N/A	Wet Etch	.5 μm-5 μm
2 nd Insulating Structure Layer	Nitride, Oxide	PECVD	N/A	Dry Etch, Ion Milling	.5 μm-5 μm

FIG. 7




FIG. 8

908

904

FIG. 9